Recent developments in power electronic device technology promises faster switching capability at high power. The hybrid pulse width modulation method which requires two of the four switches in a full bridge inverter are used, and enable pulse pattern operation at high frequency. The use of two level switching instead of three level switching enables the use of higher frequency for given computation time delay. The proposed control scheme is implemented using bi-polar junction transistors (BJT) controlling an inverter to produce a very low frequency (THD) sinusoidal output voltage. Simulation and experimental results are presented to verify the performance.
INTRODUCTION
The 111 bridge inverter in Fig. (1) is widely employed in various applications such as motor drives and active filter [1] [2] .
The inverter comprises switching poles S1, S2, S3, S4, S5 and S6. The switching poles are commonly controlled by a variety of PWM techniques 131, and by pulseshified square-wave drives [4] . Application of switching devices such as IGBT achieve very high switching frequency PWM inverters with improved performance [5] . With the availability of high frequency switching devices the instantaneous feedback control (IFC) was presented [6] . The advantages of this technique are high transient response and the disadvantage is that relatively large harmonic amplitudes occur for frequencies near the average switching frequency.
By using a microprocessor, a digital feedback approach such as' a microprocessor deadbeat control was proposed [7] [8] . The PWM inverter system is converted into a discrete time system and a state feedback output deadbeat control is applied. Digital signal processor @SPs) are now applied for the control of power electionics and drive systems. DSPs are much faster (ten or one hundred times) than a microprocessor [9]. Simplification of control hardware and corresponding reduction of cost are the principal advantages ofDSP control [lo] .
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A digital controller was used to implement the control algorithm and provide switching signal to the power circuit. The proposed control model is implemented using DSPs controlling an inverter to produce a very low'total harmonic distortion (THD) in sinusoidal output voltage. The digital control algorithm is designed to control pulse width such that the output voltage equals the sinusoidal reference at every sampling instant, Fig. (2) . So the output voltage will be in phase and very close to sinusoidal reference. Any deviation of the output voltage from the reference due to a load disturbance or nonlinear circuits is controlled within one sampling interval Ts. As shown in Fig. (3) the deadbeat controller for PWM inverter is considered. The The circuit shown in Fig. (4) is modelled as a second-order system with state vector fli], where Vis load voltage and i is capacitor current.
The state equation becomes:
where:
Two Level scheme
The basic circuit for the deadbeat controlled PWM inverter with a two level switching pattern is shown in Fig. (5) .
Positive half cycle
Negative half cycle The continuous time domain state (I) can be written as:
i= AX+BU
Then the closed form circuit is:
where x(fJ is the initial state vector at t = to ifthe input u is constant for f, i t i t 1 then Eq.(4) becomes:
using Eq.(5), the discrete-time system equation with the input is derived as follows:
and by expansion the terms: The following circuit parameters were used in computing the pulse width AT(K),
and to obtain waveforms of voltage and current.
Line Load
Two level scheme THDIfimdamental 0.889l15.6
The simulation results are shown in Figs. (6) , (7) and (8)
CONCLUSION
A two deadbeat controller is used to minimise the total harmonic distribution of the digital inverter. This scheme will lead to the following advantages:
provide more computation time for the same interval switching number 
